Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If you are setting set_auto_disable_drc_nets -constant to false DC adds tie cells based on the max_fanout attribute of these tie cells. If you set the variable to false before your initial compile -scan, then Design Compiler connects the scan enable pin of every scan flop to a tie0 cell.