Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DFT & TetraMax question

Status
Not open for further replies.

feel_on_on

Full Member level 5
Joined
Apr 29, 2005
Messages
284
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,298
Activity points
3,234
anyone tell me what "_clk "= P1 described and what "_clk " = 1P decribed with
protocol file
 

vlsi_eda_guy

Member level 4
Joined
Feb 8, 2008
Messages
69
Helped
17
Reputation
34
Reaction score
9
Trophy points
1,288
Activity points
1,833
Hi Feel_on_on,

I have just joined this forum. If you still dont have an answer for this then..

In the SPF file you will find the signal groups. There you can see an group "_clk" which contains your clocks. let says it is

"_clk" = '"clk" + "res"';

Now "_clk"= P1 ; means that in that cycle the first member in the "_clk" group which is "c;k" and hold the second member to value "1" which is reset.

I hope you got the answer...

-vlsi_eda_guy
 

dft_guy

Advanced Member level 4
Joined
Oct 19, 2006
Messages
113
Helped
24
Reputation
48
Reaction score
10
Trophy points
1,298
Location
USA
Activity points
2,019
If that didn't answer your question, you might want to post over at DFT Forum, because, I think there are TetraMax users there.

John
for DFT talk/info go to:
DFT Digest
DFT Forum
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top