Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[DFT Compiler] What is solution of TEST-1728 Warning?

Status
Not open for further replies.

maulin sheth

Advanced Member level 2
Advanced Member level 2
Joined
Oct 24, 2010
Messages
502
Helped
90
Reputation
179
Reaction score
90
Trophy points
1,318
Location
Bangalore, India
Visit site
Activity points
4,161
Hello All,
How to solve Test- 1728 warning?
i.e. No compatible segment with clock $clock_port_name exist. the clock -specification will ignored.
I have use the set_dft_signal to all clock ports..But still getting warning. So what is the cause of this?
I am getting this error while running preview_dft. But when I set the set_scan_path..at that time ..the configuration is accepted..so how to solve this?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top