[DFT] At-speed testing for Clock Domain Crossing

Status
Not open for further replies.

maulin sheth

Advanced Member level 2
Joined
Oct 24, 2010
Messages
502
Helped
90
Reputation
179
Reaction score
90
Trophy points
1,318
Location
Bangalore, India
Activity points
4,161
Hello All,

How can we detect the faults of combinational logic between two different clock domains?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…