Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

DFM for 28nm TSMC

Status
Not open for further replies.
S

stevenv07

Member level 2
Joined
Aug 11, 2020
Messages
43
Helped
0
Reputation
0
Reaction score
1
Trophy points
8
Activity points
404
Hello everyone,

I checked the DFM rule after place and route, many errors happen such as RR:RE:EFP.Mx.S.5, RR:RE:EFP.Mx.S.6, RR:RE:EFP.Mx.S.7, etc. Some rules RR:RE:EFP.VIA1.EN.1, RR:RE:EFP.M1.EN1.1 even occur inside standard cells.
What should I do in this case? How to fix them?

Thanks in advance
Steve.
 

These are the recommend rules, right? You can violate them, with possibly some loss of reliability. If the standard cell designer violates them, you can no longer fix.
 
ThisIsNotSam said:
These are the recommend rules, right? You can violate them, with possibly some loss of reliability. If the standard cell designer violates them, you can no longer fix.
Click to expand...

Thanks for your reply.
Do we need to ask TSMC which DFM violations MUST be fixed and which CAN be ignored?

Thanks,
Steve.
 

by default all of them can be ignored. they are not DRCs, they are recommended rules.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top