Designing a GOOD inverter in GaAs process, how ???

Status
Not open for further replies.
C

cmosbjt

Full Member level 5
Joined
Apr 25, 2004
Messages
250
Helped
10
Reputation
20
Reaction score
2
Trophy points
1,298
Location
USA
Activity points
2,293
The process has E, D mode FET

Requirement:

1. Low current < 200uA;
2. Reasaonable fan-out capability > 500 uA for less than 0.1V drop
3. Threshold voltage around Vcc/2
4. Vcc - Vout < 0.2V for logic high


Any reference?

Thanks
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…