Non AMP

design rules for 90nm technology

Thread starter prakashreddy
Start date Apr 21, 2009

Status: Not open for further replies.

Apr 21, 2009

#1

P

prakashreddy

Newbie level 6

Hi am using cadence virtuoso,now am using 90nm technology,i want Design rules for that,please send all the design rules.Thanks in Advance

Status: Not open for further replies.

Similar threads

P
Mismatch Parameters for 65nm TSMC technology
- Started by PhdSA
- Mar 19, 2024
- Replies: 1
Analog Integrated Circuit (IC) Design, Layout and more
P
Mismatch Parameters for 65nm TSMC technology
- Started by PhdSA
- Mar 18, 2024
- Replies: 0
Analog Integrated Circuit (IC) Design, Layout and more
R
Meaning of Sub-180nm or sub-90nm ?
- Started by rockykumar
- Nov 27, 2023
- Replies: 3
Analog Integrated Circuit (IC) Design, Layout and more
self-bias circuit design
- Started by mohamis288
- May 3, 2024
- Replies: 1
Analog Integrated Circuit (IC) Design, Layout and more
N
Future of Analog IC design
- Started by newbie_hs
- Apr 23, 2024
- Replies: 4
Analog Integrated Circuit (IC) Design, Layout and more