Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design on FPGA power and speed??

Status
Not open for further replies.

lmtg

Member level 3
Joined
Jan 25, 2009
Messages
65
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Activity points
1,686
How can one reduce power of one's design that was written by vhdl and downloaded on fpga?

Is there a relation between the design areaand consumed power?

Any good sitesyou could reference me to?

Thanks : )
 

farhada

Advanced Member level 2
Joined
Oct 1, 2004
Messages
589
Helped
84
Reputation
168
Reaction score
30
Trophy points
1,308
Location
Nice, France
Activity points
5,027
There are many things you can do to lower your power, but all of these must be done in design and not after it is loaded into the chip.

One is to lower your clock, use clock gating and dissable the clock when parts of the design are not needed.

Other is to make sure all your IOs are dissabled or high-z when it is not necessary to actively drive those signals.

Just to name a few, help it helps.

Best regards,
/Farhad
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top