Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Design of Voltage Reference in Deep Submicron CMOS Process

Status
Not open for further replies.

JZJIANG

Junior Member level 1
Joined
Aug 19, 2012
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,473
Hi all,

What are the challenges in designing a voltage reference in deep submicron CMOS process?

To my knowledge, CMOS voltage reference are designed on the basis of vertical/lateral BJTs and MOSFETs in weak inversion, and they are adopted to emulate the behavior of real BJT. But is there any non-ideal factor/characteristic in these two elements in deep submicron CMOS process?

Thank you in advance.
 

Dominik Przyborowski

Advanced Member level 3
Joined
Jun 6, 2013
Messages
951
Helped
426
Reputation
854
Reaction score
417
Trophy points
1,343
Location
Norway
Activity points
7,110
Low supply, in low power processes very high threshold voltages, worst mismatch caused by halo implants, low intrinsic gain of transistors (in order of 10-20), higher influence of short channel effects, some other interesting effects in other than standard SiON planar technology and not accurate modelling...

But of course peoples inviting new solutions for bandgap references. In IEEE Solid State Circuits only in this year more than 10 papers about this topic was published, You have to only check it.
 

JZJIANG

Junior Member level 1
Joined
Aug 19, 2012
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,473
Thank you very much for your answer.

BTW, regarding to the inaccurate modeling you mentioned, are you referring to the vertical/lateral BJTs or the MOSFETs in weak inversion, or both? And what causes the inaccurate modeling in deep submicron CMOS process, could you kindly show me any reference papers/books that talking about the inaccurate modelling?
 

Dominik Przyborowski

Advanced Member level 3
Joined
Jun 6, 2013
Messages
951
Helped
426
Reputation
854
Reaction score
417
Trophy points
1,343
Location
Norway
Activity points
7,110
The accurate and continous in each inversion region models are developing, like BSIM6 or PSP but not every PDK provides it so You have to check process documentation and to compare pdk's models with measurements. It is also good to know which physics process is modeled by simulation models or not, i.e. BSIM3 completely doesn't include effects bounded with halo implants, BSIM4 including some of them but not in mismatch parameters.

In solid state electronics and IEEE transactions on electron devices are many papers treating about modelling of mosfets in modern processes.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top