Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I need design LDO for 2 inverter chains to chain works between 3.3-1.65 voltage and down chain work 1.65-0V. The LDO should stabiliz 1.65 Voltage .See atached picture
If (as the picture implies) the inverters and loads are roughly
equal, and you are "charge recycling" without much skew / loss,
then you might depend onthe roughly-equal charge division,
decouple the "heck" out of the center supply (both to VDD and
VSS), and use an amplifier to only steer a "restoring current"
(net difference, not max(Itop,Ibot)) to maintain the center
rail at a VDD/2 position. How much current do you really
need,to keep those inverters happy? The only "lost" current
is the load shuttle-charge (VDD to load1, load1 to load2,
load 2 to VSS and then the opposite). You can calculate
those charge-slugs from Cload and VDD, and the current
from Fswitch. If it is within the range of some decent-
looking low voltage op amp (or internal op amp design)
then this might be all you need (not a regulator per se, but
producing a regulated result).
Sorry for not detiled picture (see new attacment) ,but load of the upper driver chain larger by factor 3 than down chain so there big diffreence between currents.
Just use a buffer opAmp with a 1:1 voltage divider between 3.3V and VSS, at the non-inverting input of the buffer. I guess this is what dick_freebird indicated above.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
