bvishwanath
Junior Member level 1
when using sequential code to design combinational logic in vhdl if completle truth table is not defined ,the synthesis tool implement______________which is not requried
1.clock buffer
2.buffer
3.flip flop
4.latch
1.clock buffer
2.buffer
3.flip flop
4.latch