design of clock and data recovery circuit for the data at 2.4 Gbits/s at 130nm

Status
Not open for further replies.
R

radioelektra

Newbie level 4
Joined
May 17, 2012
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,310
I have to design a clock and data recovery circuit at 2.4 Gbits/s in 130nm process
...plz suggest how to start the design....thanks in advance...:|
 

Start by looking at CDR (Clock and Data Recovery) circuits like the Alexander or Hogge-Shin.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…