Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design of All Digital Phase locked loop

Status
Not open for further replies.

sushanth.hegde

Newbie level 1
Joined
Jun 7, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
I am about to design an ADPLL block where I want to know what all parameters I need to take care while designing a bang bang phase detector?

Thanks in advance
 

I think a BBPFD is a purely digital circuit. Maybe it does not need any specific design parameters. You can use conventional re-settable DFFs, AND, NAND gates, etc.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top