Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design negative amplifier using MOS ?

Status
Not open for further replies.

heebah92

Newbie level 4
Newbie level 4
Joined
Feb 24, 2015
Messages
7
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Visit site
Activity points
39
I want to design a Negative amplifier using MOS devices (NMOS & PMOS).
Pls help.
 

Do you mean an amplifier which has a negative power supply?

P-mosfet amplifier negative supply.png

The input signal is referenced to 0V ground.

Sensitivity is greatest when you use a P-device, and connect it directly to 0V ground. That is, the terminal which corresponds to a transistor emitter.

The simulation shows current flowing from 0V to -12V.
 

Actually, I have to design this circuit.
download.png
This is the Analog counterpart of a metastable latch.
So, there's a negative amplifier...I want to design that using CMOS in Tanner (S-EDIT).
 

You mean an inverting amplifier...

An Common Source Amplifier is an Inverting Amplifier.

Isn't this just a Flip Flop? just use some fixed Capacitors/Resistors to control the value of C and R without having to depend on the intrinsic caps and impedance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top