Design Compiler

Status
Not open for further replies.
A

Aggieland

Newbie level 5
Joined
Dec 29, 2010
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,338
In His Name
Hello everybody
I am new in ASIC Design and I have a problem.
I am trying to do pipeline retiming for my verilog code using design compiler.
The problem is I need to know the power usage of each stage of pipeline separately.
Can anybody help me?
Please, Please Help me.

Regards;:?:
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…