Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design "CHIPEDGE" Using encounter

Status
Not open for further replies.

ada86831

Newbie level 4
Joined
Oct 7, 2009
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,323
We try to fabricate our chip with MOSIS and submit our design. But there is an error during DRC ERROR: no CHIPEDGE seen.
We ask help for MOSIS technical support and they say:

"CHIPEDGE is something you can teach Encounter to draw for you", it is a special Encounter instruction sequence. You will have to search your Encounter documentation to find it. Search on keywords such as "drawing a bounding box polygon" or "chamfer" or even "CHIPEDGE" might give you a hit. With that sequence you can force Encounter to draw the CHIPEDGE polygon directly".


We search the whole encounter document but cannot get a hit. If anyone can help us here, we will appreciate. Thanks.
 

raju3295

Full Member level 4
Joined
Jan 4, 2007
Messages
206
Helped
17
Reputation
34
Reaction score
4
Trophy points
1,298
Activity points
2,376
u can create a layer equal to your chiplayout (genarally in 108 for TSMC 40g node) which is a prBoundary layer, this will give CHIPEDGE for drc run
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top