Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Density of Layout using Cadence Virtuoso

Status
Not open for further replies.
E

eslam.m.mostafa

Newbie level 1
Newbie level 1
Joined
Feb 4, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,286
Hello,

I'd like to ask about how to calculate the density of layout on the Cadence Virtuoso and the total number of transistors in this layout.

Thanks.
 

Count the number of (effective) transistors, measure the space used by them, divide. Manually or by SKILL. What else?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top