Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Density and uniformity on small ASIC in 180nm

Status
Not open for further replies.

ripoo82

Junior Member level 2
Junior Member level 2
Joined
Sep 18, 2012
Messages
22
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Visit site
Activity points
1,425
On my 180nm process, the checking window for density is 1x1 mm. If you make a smaller asic (4mm sqr), it is possible to make this very un-uniform, since the asic is only 4 times the window.

Are extra precautions needed? (like forcing a smaller density window)
 

The density rules allow are aimed for DFM (Design for Manufacturability), so overall you should try to make them happen.

See this article.
https://vlsicad.ucsd.edu/Research/Projects/t1_vlsi_dmi.html#1_I

You don't need to fill them with "active" metal, you can usually
1) fill with metal and ground it --- make sure to not add extra capacitance to your active signals
2) let the foundry auto-fill -- they usually know what they are doing, but you should read the manual to make sure it fits your needs..... you don't want the foundry to fill in the middle of a sensitive circuit

AFAIK, no extra precautions is needed
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top