Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Delay (long) circuit design

Status
Not open for further replies.

ebuddy

Full Member level 3
Full Member level 3
Joined
May 15, 2007
Messages
177
Helped
35
Reputation
70
Reaction score
34
Trophy points
1,308
Activity points
2,372
delay long

I'd like to design a delay circuit that can provide 80ns-100ns delay to a digital pulse. What is the best way to do it? The delay does not have to be accurate, and can be 2x or 3x variation with PVT. Will an inverter + R + C + inverter do the trick?
 

**broken link removed**

Another way, Iwould make an L-C lumped transmission delay line.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top