svensl
Full Member level 1
I have a question about decimation filters. As an example consider a 1st order sinc decimation filter which has one integrator operating at Fs, and a differentiator operating at the decimated rate Fs/R.
Also, assume the output of the sigma delta modulator is a 1 bit binary signal, i.e. 0, 1, 0, 1,1.......
My question is regarding the integrator (accumulator) of the sinc filter. How does one handle saturation of the integrator as it keeps adding ones to its output?
Thanks,
svensl
Also, assume the output of the sigma delta modulator is a 1 bit binary signal, i.e. 0, 1, 0, 1,1.......
My question is regarding the integrator (accumulator) of the sinc filter. How does one handle saturation of the integrator as it keeps adding ones to its output?
Thanks,
svensl