Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

DDR2 Interface Topology Diagram

Status
Not open for further replies.
F

firozjdang

Junior Member level 2
Joined
Feb 15, 2009
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,419
Hello Everyone, Well I am using Allegro PCB SI tool for simulating Micron's DDR2 to PowerPC using their IBIS model. I am comfortable with the tool and I understand the protocol for DDR2 but am unable to figure out the topology ie the connections, the terminations and their respective values. Help with links and comments will be appreciated. I need to carry out SI analysis for the same.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top