DDR controller accesses SDR DRAM?

Similar threads

• A

  Memory (DDR) for image processing FPGA board application

  • Started by aminpix
  • Nov 29, 2023
  • Replies: 9

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  FPGA to DDR connection

  • Started by aminpix
  • Aug 4, 2023
  • Replies: 7

  PLD, SPLD, GAL, CPLD, FPGA Design
• H

  How to generate circuit design in ADS using SDR plateform

  • Started by hanen88
  • Jun 1, 2023
  • Replies: 0

  PLD, SPLD, GAL, CPLD, FPGA Design
• N

  usb host controller on fpga

  • Started by nawel
  • Oct 15, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  Swapping DDR3 pins to FPGA

  • Started by aminpix
  • Wednesday at 9:58 PM
  • Replies: 7

  PLD, SPLD, GAL, CPLD, FPGA Design