Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

DC: Defining constrains for the design

Status
Not open for further replies.
master_picengineer

master_picengineer

Banned
Advanced Member level 3
Joined
Sep 3, 2007
Messages
848
Helped
66
Reputation
132
Reaction score
16
Trophy points
1,298
Activity points
0
Hi,

I am a new user of DC and I have some question about setting constraints. Can some one reply to these following questions ?

1- What should be the input delays, set up an hold time to set as constraints in DC for a dff in a 65 nm technology ?
2- How to define these constrains for other components such as Latches, counters, ..
3- What is the range of the maximum frequency we can reach ?

Thanks,
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top