Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Data Passing between Multi Phase clock

Status
Not open for further replies.

uditkumar1983

Advanced Member level 4
Joined
Dec 3, 2006
Messages
108
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Location
India
Activity points
2,019
Hi Friends,
I wants to know if two clock having phase difference(Freq. is same) then how to pass data between these two clock ?
as I am thinking we can use two method
(1) By using asy. FIFO. or
(2) By inserting buffer in clock domain such that both edges will come at same time to both side.

Please Give me your suggestion ? which techinque will be better and why ? or if u know any other technique please tell me ..
Regards
 

vlsi_freak

Full Member level 2
Joined
Sep 3, 2007
Messages
129
Helped
14
Reputation
28
Reaction score
8
Trophy points
1,298
Activity points
2,054
You can use two FF based syncronization.

If you trying to sync data, you can go for FIFO.

Hope it helps. If still in doubt let me know.

Thanks
 

Joined
Sep 3, 2007
Messages
853
Helped
66
Reputation
132
Reaction score
16
Trophy points
1,298
Activity points
0
Hi,
You can use synchronizer.

18_1191226698.gif
 

Joined
Sep 3, 2007
Messages
853
Helped
66
Reputation
132
Reaction score
16
Trophy points
1,298
Activity points
0
Interresting, I'm investigating this issue avimit. The only thing that bugged me is the implementation of such a mixed (synchronous/asynchronous) design.
Flow and tools are for me so far not clear. Could you please give an breef explanation.

Thanks.
Regards,
Master_PicEngineer.
 

sanjay11

Member level 1
Joined
Dec 7, 2006
Messages
32
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,428
1. If the clocks are of same frequncy but from different sources, then you need to check if there is any ppm diff. between the two clocks. If there is any diff. then even using an asynchronous fifo won't help. As ther fifo may go empty/full after some time. You need to design special FIFO for it.
3. If there is no ppm difference, then using an asynchronous FIFO is a good option.
4. Usually flop based sync. techniques are not used for data bus as it every bit of data may be in diff. phase.

Regards,
Sanjay
 

shockie

Advanced Member level 4
Joined
Jul 10, 2002
Messages
100
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,298
Activity points
500
Is there any good solution for these multi-clock domain issues.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top