How to calculate mismatches in current sources at cadence design environment. How perform the simulation?
It is necessary to get comparison of different structures for current sources in terms of mismatches.
Hystogram are used for dc analysis. Yes you can use wave data type also. Sometimes hystogram is unable to recognize some veriloga equations. use simple equation and try that.