I am using several current mirrors in my design, with 1uA as one unit.
I am not sure about the transistor size that I should use.
Is that any normal standard for the ratio of Vds(eff) over Vth to maintain to keep the biasing stable.
p.s. in the simulation there is no problem, every current mirror in saturation region. but I am gonna fabricate this chip, I am not sure if it will have some problem.
I use 0.13 IBM process.
The amount of Vds(eff), lets say Overdrive depends on your design. If its just a standard not so fast design i would say anything from 100mV to 150mV is perfect. It depends if you are doing alot of cascoding... If it has to be fast you should us more, 150mV to 250mV.
Since I do not know what you are designing, you need to decide....