Continue to Site

Welcome to

Welcome to our site! is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

CPLD or FPGA design???

Not open for further replies.


Junior Member level 3
Aug 19, 2005
Reaction score
Trophy points
Activity points
Guys, i have the task of designing a device for coupling
a DVI connector such as a video card DVI output with
a fiber optic cable at the transmitter side and the reverse
thing at the receiver side, so to say, a DVI optical extension.
To achieve that I have to transform a differential signalling at
the output of DVI (in TDMS format) into a form suitable for
driving an optical transmitter (0,+V).
Is there any way to solve the issue with a CPLD or FPGA or what???

Assuming single-link DVI, the maximum frequency to be supported is 165Mhz. That translates to, 165Mhz*24bits/pixel + blanking information = ~4Gbps

What you can do is either use the SerDes(RocketIO in the case of Xilinx) module in FPGAs or use off-the-shelf one's from TI etc to drive the optical PHY interface.

hi all,

if you are to choose bettween cpld and fpga:?:

better to choose fpga kit.

and search on and


What kind of module from TI is suitable
for such kind of an application?

555lin said:
What kind of module from TI is suitable
for such kind of an application?

**broken link removed**

**broken link removed**

Since I've no idea about your electronics background, let me explain a little about how the whole thing should work.

Your FPGA will have serial-to-parallel converters that basically convert the DVI serial data into parallel data. Then you'll simply switch each one of the parallel register(s) into the SerDes which takes care of the rest. The same thing happens in reverse on the other end. If you happened to get 24bit SerDes then everything is almost glueless or else there will be a delay in reconstructing the RGB signals at the other end.

Or you can use your own multiplexing strategy to switch a signle bit of each color so that there will be minimum delay.


    Points: 2
    Helpful Answer Positive Rating
It's depending on your cost margin and size of logics. In general, little logic use th cpld, others using the FPGA

Sure, U can do that with FPGA!

Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to