Anybody knows if it's possible to convert a Verilog module into an EDIF netlist file? Can EDIF file represent a verilog module completely? Please help me. If my question doesn't make any sense, sorry :|
my guess is, if synthesized using DC or any other tool, its possible to convert it to EDIF. to my knowledge, EDIF does represent verilog module completely, albeit with the technology library's cells, ofcourse.
edif is an IEEE standard to represent HDL module. Any verilog module can be equivalently written in edif. U can use ur sysnthesis tool to write out edif netlist also.