Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Converting EDIF file to verilog

Status
Not open for further replies.

jayTudu

Member level 1
Joined
Oct 14, 2008
Messages
38
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,288
Activity points
1,553
Hi frnd,

Have ne 1 came across this kind of problem where it is required to convert
an EDIF file to verilog or VHDL . I need favour in this. PLease post some help.


" FastScan is better than TetraMax "
Jaynarayan.........
Bangalore, India.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top