ranger01
Advanced Member level 4
- Joined
- Jan 20, 2012
- Messages
- 100
- Helped
- 14
- Reputation
- 28
- Reaction score
- 18
- Trophy points
- 1,298
- Location
- Santa Clara, CA
- Activity points
- 1,908
Could anyone point me to a task in System verilog equivalent to conv_std_logic_vector in vhdl?
