Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If you don't worry about unequal current share of both transistors due to Vgs differences, the circuit should work. For perfect current balance, two OPs and two current sense resistors are required.
I would be concerned about stability and response to load variation,
the LM324 output is weak and the FET gate capacitance can be
very large. The gate drive network might want some thought there.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.