Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Confuse about set_false_path & set_disable_timing

Status
Not open for further replies.

ruanwang

Junior Member level 1
Junior Member level 1
Joined
Dec 21, 2014
Messages
18
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Visit site
Activity points
108
Hi everyone,

What is the difference points between set_false_path & set_disable_timing?
When should we use which suitable command?

BR,
 

False path is specified when there is a signal propagating from 1 clock domain to another. If we don't specify false path here, the tool unnecessarily does this analysis and comes up with crazy timing figures.
Disable timing is specified when you don't want the tool to any analysis on a particular path e.g. from a top level clock which actually does not exist in practice.
 

Sarath, your explanation is not clear.
I'm still have confuse about them.
set_false_path is use for a pair of start & end point.
But set_disable just apply for 1 point in timing path.
Is it correct?
 


Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top