Non AMP

Computation sharing multiplier

Thread starter Ravi Chandra Reddy
Start date Jul 21, 2013

Status: Not open for further replies.

Jul 21, 2013

#1

R

Ravi Chandra Reddy

Newbie level 1

I want a verilog code for computation sharing multiplier

Sep 6, 2013

#2

M

Mohammed_Verification

Full Member level 2

Ravi Chandra Reddy said:
I want a verilog code for computation sharing multiplier

Hi Ravi, if you mail me the architecture of the multiplier i will try my best....

Status: Not open for further replies.

Similar threads

M
Details of a CORDIC multiplier
- Started by mahdi3999
- May 21, 2017
- Replies: 6
Digital Signal Processing
K
[SOLVED] Problem with Efcient computation of the DFT of a 2N-point real sequence
- Started by karanbanthia
- May 7, 2015
- Replies: 7
Digital Signal Processing
M
How many gates required to design 2 bit multiplier using shifter?
- Started by milinrijada11
- Nov 20, 2014
- Replies: 1
Digital Signal Processing
P
frequency multiplier
- Started by paramis
- Dec 6, 2012
- Replies: 8
Digital Signal Processing
T
[VisualDSP++] Sharing code between projects
- Started by TypicalUserName
- Dec 16, 2012
- Replies: 0
Digital Signal Processing