Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Computation of delay due to excess load capacitance

Status
Not open for further replies.

ece4afe

Junior Member level 1
Joined
Jun 16, 2005
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,422
Hello,

Please advise how to compute for the delay due to excess load capacitance, meaning higher capacitance value than the CL of the driving device.
For example in SRAM which has CL of 50pF, it is driving the data bus. Aside from the SRAM, the mcu, flash, buffers are also driving the data bus. These devices will be connected to the data bus pins of the SRAM and has input capacitance. The input capacitance of each device will be added since they are connected in parallel and will serve as load capacitance for the SRAM, which has large load capacitance than the rated Cl of it. Because of this extra capacitance, it will result to extra delay, other than specified in the datasheet. For example, if the SRAM has access time of 55ns, the actual access time should be 55ns + delay due to extra capacitance. My question is how to compute for this delay.

Thank you
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top