Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Comparator Analysis in cadence

Status
Not open for further replies.
HI amayilsamy

I am asking about hysteresis of comparator, can we calculate similar to schmitt trigger

another question is bandwidth of comparator

Thanks
Rajkumar S
 

A hysteretic comparator will be difficult to get any good
unity gain bandwidth for. You can't put and keep it linear.

To measure hysteresis use a sine or triangle wave and
take the input and output cross() time -> voltage values,
and subtract lower trip-voltage from upper. Use a period
that is >> prop delay.
 
Comparators are analysed in term of "slew rate" instead of bandwidth.In order to do this, a transient simulation can be done.
Hysteresis is easy.. Apply a sine-wave and check the zero crossing time points when the signal drops down from threshold level.The difference between two points will give you hysteresis.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top