Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Coarse Variation Analysis

Status
Not open for further replies.

dhaval4987

Full Member level 3
Joined
Oct 17, 2009
Messages
162
Helped
12
Reputation
24
Reaction score
12
Trophy points
1,298
Location
AZ
Activity points
2,324
Hey all

If I just want to test the circuit behavior at different corners- just a coarse analysis- and not Monte Carlo, what and how should i change parameters?

I understand that SS means NMOS and PMOS both slow and FF means both fast... but is there any correlation in between the amount of change of Vth of one with Vth of the other?

I mean, If I increase Vthn, then by what amount should I increase Vthp for SS? how about SF, FS and FF Vice Versa?

Also, when I try to change 2 or more parameters at a time, how do I know where my device falls in the curve? (Example- changing Vth for both NMOS and PMOS, and then changing Vdd and Temperature- how do I determine the corner of operation- for example is it faster than FS or slower then SF or faster then SF and like wise!?)
 

dhaval4987

Full Member level 3
Joined
Oct 17, 2009
Messages
162
Helped
12
Reputation
24
Reaction score
12
Trophy points
1,298
Location
AZ
Activity points
2,324
Or let me rephrase the question.

Out of Temperature and Vdd and Vth, which one dominates? - this would help me decide the device space and then based on dominance, I can do coarse analysis in each case.
 

dhaval4987

Full Member level 3
Joined
Oct 17, 2009
Messages
162
Helped
12
Reputation
24
Reaction score
12
Trophy points
1,298
Location
AZ
Activity points
2,324
Have one more question:

I did 3 analysis in which 1st case- all the conditions were typical- typical Vdd, Temp, Vth and Leff.

In other one, I kept Temp 125c, Vdd decreased by 10%, Vth increased by 10% and Leff unchanged.

and in 3rd one, I kept Temp 125c, Vdd decreased by 10%, Vth increased by 10% and Leff increased by 10%.

Technically, if I increase Leff, then the circuit performance slows down even more. But surprisingly, I found 2nd case slower than 3rd one. Cant understand why!?

Can anyone tell me?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top