CMOS output when Gate terminal is Float

Status
Not open for further replies.
It depends on source and drain voltages.
Anyway if drain and source and gate were open, the output voltage would be float (High zero or High Impedance).
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…