CMOS current reference with beta multiplier and inverse widlar current source

Status
Not open for further replies.

deveshkm

Member level 4
Joined
Jul 18, 2017
Messages
71
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
615
View attachment CMOS_CURRENTREFERENCE_13PPM (1).pdf

Hi, I have referred this paper for designing current reference.

But, I have not used cascode transistors (like PMOS cascode shown in the reference)

I obtained a temperature coefficient of 650 ppm /C.

The major concern is that some transistors entered linear or cutoff region at few points in the plot versus temperature.
However, the generated current ( temp co 650 ppm) ensured that transistors in the main amplifier remained in saturation

What impact will this have on the chip?
 

When you get a temperature coefficient of 650ppm/degC, is this across PVT corners or only at a particular Process and Voltage?

Some Schematics/design details would be of help.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…