Clock Transition constraint v/s Data transition constraint

Status
Not open for further replies.
E

eda_rattle

Newbie
Joined
Jul 8, 2011
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,308
Hi All,

What are the reasons for keeping the max_transition at clock nets higher than data nets ?
Only due to Xtalk ? Or there are other reasons also.
For eg, in postcts stage if you have :

set_max_transition 1.0 -clock_path [get_clocks X_CLK]
set_max_transition 1.2 [get_designs *]

Thanks & Regards,
eda_rattle
 

no reason. better clock tree?
 

Then why clock is kept at higher transition & not data ?
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…