Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Clock slew violations in Talus

Status
Not open for further replies.

spgite

Newbie level 5
Newbie level 5
Joined
Jun 19, 2012
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,327
I have slew violations on the clock nets.
I cant up size the driver.
Are there any ways to solve such problems...
 

You need to analyze why this slew violation appears.
is it on a macro pins? std-cell, same types, long routing?...
You will understand why the tool behave like this.
Do you create the clock tree in MMMC mode?
And how much the violation is ? (%)
 

    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top