Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Clock of the Sigma delta modulator in Fractional N plls

Status
Not open for further replies.

aok_fine

Junior Member level 1
Junior Member level 1
Joined
Oct 27, 2011
Messages
19
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
Egypt
Visit site
Activity points
1,404
Hi everyone,
In fractional N plls the divider value is dithered by a sigma delta modulator. I need to know is this sigma delta modulator is clocked by reference clock or the divider output? And Why? Also, if we had higher frequency clocks can they be used instead?
Thanks in advance
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top