clock jitter in current steering DAC

[caosl]

dac clock jitter

hi, all
How to model the clock jitter in current steering DAC, and how to simulate this effect ( in behavior model or in circuit level simulation)?

 

[alard]

jitter in a current steering dac

Usually I will add a disturbing signal at around 30GHz