clock jitter in current steering DAC

Status
Not open for further replies.
C

caosl

Advanced Member level 4
Joined
Mar 26, 2006
Messages
114
Helped
17
Reputation
34
Reaction score
4
Trophy points
1,298
Activity points
1,969
dac clock jitter

hi, all
How to model the clock jitter in current steering DAC, and how to simulate this effect ( in behavior model or in circuit level simulation)?
 

jitter in a current steering dac

Usually I will add a disturbing signal at around 30GHz
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…