Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Clock Gating for synchronizers

Status
Not open for further replies.

sharath666

Advanced Member level 2
Joined
Apr 4, 2011
Messages
552
Helped
126
Reputation
252
Reaction score
124
Trophy points
1,323
Location
India
Activity points
3,830
Hi all,

Could you tell me why do some people avoid clock gating for synchronizers while enabling it for the rest of the design?

Regards,
Sharath
 

sharath666

Advanced Member level 2
Joined
Apr 4, 2011
Messages
552
Helped
126
Reputation
252
Reaction score
124
Trophy points
1,323
Location
India
Activity points
3,830
Could you kindly explain why is the possibility of metastability occurring more here?
 

Vengateswaran

Member level 5
Joined
Sep 13, 2013
Messages
85
Helped
14
Reputation
30
Reaction score
13
Trophy points
8
Location
Coimbatore, India
Activity points
427
The changing clock level may cause this state which can lead to data corruption.. In all the cases, handshaking will be followed and so there is no possibility or less probability of data corruption...
 

er.akhilkumar

Advanced Member level 4
Joined
Feb 1, 2011
Messages
115
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,298
Location
Noida
Activity points
2,381
Please mark the threads as solved if you think you are satisfied with the answer. :)
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top