[Clock Gating] Clock gating enable and disable.

maulin sheth · Sep 18, 2013

Hello ALL,

How to enable the functional enable signal of Clock gating?
If, I have to insert clock gating logic into design, thn How to decide to make connection of functional enable signal of Clock gating cell?
What are the constraints/dependancies for functional enable signal?

Thanks in advance.

Thanks & Regards,
Maulin Sheth

rca · Sep 18, 2013

When you insert the clock gating manually, you move the gating signal currently used on data path to the clock path.
So you used the "old" data gating signal as clock gating signal, and you could removed the data gating after been used as clock gating.

ramesh28 · Nov 21, 2013

Hi rca,

rca said:
When you insert the clock gating manually, you move the gating signal currently used on data path to the clock path.
So you used the "old" data gating signal as clock gating signal, and you could removed the data gating after been used as clock gating.

can you explain this in detail?

I want to know how we handle enable signal in clock gating means (on/off)? and how to genetare enable signal from where?

[Clock Gating] Clock gating enable and disable.

maulin sheth

Advanced Member level 2

rca

Advanced Member level 5

ramesh28

Member level 3

Similar threads

[Clock Gating] Clock gating enable and disable.

maulin sheth

Advanced Member level 2

rca

Advanced Member level 5

ramesh28

Member level 3

Similar threads

Privacy & Transparency

Privacy & Transparency