Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

clock frequency for below scenerio

Status
Not open for further replies.

niraj_m

Junior Member level 1
Joined
Sep 26, 2009
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Edison
Activity points
1,404
Hi ,

I am generating one bit data (Manchester code ) at Tclock period.
This 1 bit data is sent in 16 cycles in 8 parallel bit format . Basically a shifting 1 for rising edge and 0 for falling edge

eg . 1000000 1100000 11100000 ...................... 10000000 11100000


what should be the clock to generate this this 16cycles data(8 bit)

Please advice,

Thanks
 

i don't get what you are trying to do. Elaborate in detail.

Basically a 1 bit is divided into 16cycles of 8 bit vector . So want to know the clock for this 8 bit vector generated ?

Eg if 1 bit generated in Tbit clock
then is (Tbit clock/16) is the clock of 8 bit vector generated ?

let me know an I making sense now

Thanks
 

if 1bit is divided to 16 cycles and the rate has to be matched, you need 16x faster clock. I'm still not sure how 8bit data and 16 cycle related each other, so I might misunderstand your question, though.
 

Its like when rising edge of '1' bit data I am shifting 1 for 8 times and falling edge of '1' data bit I am shifting 0 here .

So in total 16 cycles output of 8 bit vector .
 

Suppose you have an incoming data sequence, 0 0 1 0 1 1 0 0, what's your expected output ?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top