Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Clock Frequency Division with varying frequency

Status
Not open for further replies.

nishanthp68

Newbie level 6
Joined
Dec 11, 2011
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,385
I have a main clock . I should divide the clock according to the number present in a 32 bit register which keeps on varying at regular intervals . Can some one suggest me how this can be done ?? The duty cycle of the new clock should be 50 % or anywhere close.
I tried in the following manner , even though the code works theoretically It will not synthesize.

Code:
module divclk(division_register,clk,mcclk);

input [31:0] division_register;
input clk;
output mcclk;
reg mcclk;
real divrreal;
real count = 0;
initial begin 
mcclk = 0;
end

always @(posedge clk)
begin
    divrreal = $bitstoreal (division_register);
      if (count/2 >= divrreal)
        begin
            count = 0;
            mcclk = ~ mcclk;
        end
    else 
        begin
            count = count + 0.01;
        end
end
endmodule
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top