Can anyone send me any document describing clock domain crossings in detail (including synchronization for data bus ,control bus, synchronization using FIFO)
you can refer to the "architecture" section on my blog at https://asicdigitaldesign.wordpress.com
Or just run a search on the site - there is a lot of material concerning this topic...