Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Clock design 33.3 Mhz with and without 50% duty cycle

Status
Not open for further replies.

spartanthewarrior

Full Member level 2
Joined
Jun 13, 2007
Messages
122
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,142
Clock Design

Hi

I am having a 100 MHz Clock, I have to design a Clock of 33.3 Mhz With and Without 50% duty cycle.
 

alanzheng

Newbie level 6
Joined
Apr 6, 2006
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,344
Re: Clock Design

hi,

That is 3 divider and 50% duty cycle, using pos-edge and neg-edge to divide, there are many mothod to do it.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top