charge pump of pll frequency synthesizer

[lnexp]

hi,all.
I'm designing the a low-power pll frequency synthesizer，the fout=2.4GHz,
now the cp is designed, and who could told me what else should be simulated except the static and dynamic current.
thx.

PS:the fref=16MHz,the structure is the cp with an active amplifier(rail to rail)，the GBW is 50MHz(≥3*16MHz)，but when i replace it by 100MHz,the static and dynamic current is matching.i think the GBW is not enough,but why it seems work smoothly?

 

[mikerf]

jitter. it's what will make or break it.. plus PSRR. with PLLs low frequency noise on the supply.. especially on the loop filter if it's active, will kill everything. (clue.. don't share power supply for data drivers with pll.. seen it done on ICs, always an unmittigated disaster)